Influencing Factors and Suppressing Methods of Current Imbalance for Parallel-Connected SiC MOSFETs : A Review
编号:321 访问权限:仅限参会人 更新:2022-05-20 09:21:30 浏览:235次 张贴报告

报告开始:暂无开始时间(Asia/Shanghai)

报告时间:暂无持续时间

所在会场:[暂无会议] [暂无会议段]

视频 无权播放 演示文件

提示:该报告下的文件权限为仅限参会人,您尚未登录,暂时无法查看。

摘要
Silicon carbide MOSFETs are often applied in parallel connection because of low monolithic current level. However, current imbalance caused by parallel connection challenges the stable and efficient operation of devices. In the article, influencing factors of current imbalance, including mismatch of device parameters, circuit parameters and drive parameters are analyzed. Meanwhile, methods to suppress the current imbalance are summarized in terms of three influencing factors respectively. Then, these methods are compared and evaluated along perspectives of types of current imbalance suppressed, time, cost, volume, expansibility and integration. The development direction of the current balance methods is prospected. The methods are expected to suppress current imbalance on three factors simultaneously with more merits such as high switching speed.
关键词
paralleled; current distribution; balance; method; SiC MOSFETs; influence factors
报告人
QiaoJianshen
华北电力大学

发表评论
验证码 看不清楚,更换一张
全部评论
重要日期
  • 会议日期

    05月27日

    2022

    05月29日

    2022

  • 02月28日 2022

    初稿截稿日期

  • 05月29日 2022

    注册截止日期

  • 06月22日 2022

    报告提交截止日期

主办单位
IEEE Beijing Section
China Electrotechnical Society
Southeast University
协办单位
IEEE Industry Applications Society
IEEE Nanjing Section
联系方式
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询