9 / 2021-12-06 17:48:59
A Router Architecture with Dual Input and Dual Output Channels for Networks-on-Chip
Networks-on-Chip;router architecture;high performance;energy efficiency
终稿
OuyangaYiming / Hefei University of Technology
Latency and throughput are the primary metrics for on-chip network performance, while chip area and power budgets are increasingly dominated by interconnect networks. Hence it is critical to achieve
higher performance gains at a lower cost. Previous research has proposed a router architecture that forwards packets through idle channels to improve network performance, but it introduces significant area and power overheads. In this paper, we propose DIDO: a novel router architecture with dual input and dual output channels. First, the dual output channels provide extra flexibility for forwarding packets and reduce packet contention. Then, the redesigned input ports and crossbar shorten the pipeline and reduce the crossbar overhead. Finally, the removal of the virtual channel allocator allows DIDO to operate at higher frequencies. Simulation results indicate that DIDO reduces average packet latency by up to 76.7% and improves network throughput by up to 37.8% compared to the baseline router at the same frequency. Synthesis results indicate that the DIDO’s area and power overhead are comparable to the baseline router, while the maximum frequency is boosted by 18%.
重要日期
  • 会议日期

    12月11日

    2021

    12月12日

    2021

  • 08月18日 2021

    注册截止日期

主办单位
中国计算机学会
承办单位
中国计算机学会容错计算专业委员会
同济大学软件学院
历届会议
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询